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Abstract
The rising popularity of intelligent mobile devices and
the daunting computational cost of deep learning-based
models call for efficient and accurate on-device inference
schemes. We propose a quantization scheme that allows
inference to be carried out using integer-only arithmetic,
which can be implemented more efficiently than floating
point inference on commonly available integer-only hard-
ware. We also co-design a training procedure to preserve
end-to-end model accuracy post quantization. As a result,
the proposed quantization scheme improves the tradeoff be-
tween accuracy and on-device latency. The improvements
are significant even on MobileNets, a model family known
for run-time efficiency, and are demonstrated in ImageNet
classification and COCO detection on popular CPUs.
1. Introduction
Current state-of-the-art Convolutional Neural Networks
(CNNs) are not well suited for use on mobile devices. Since
the advent of AlexNet [20], modern CNNs have primarily
been appraised according to classification / detection accu-
racy. Thus network architectures have evolved without re-
gard to model complexity and computational efficiency. On
the other hand, successful deployment of CNNs on mobile
platforms such as smartphones, AR/VR devices (HoloLens,
Daydream), and drones require small model sizes to accom-
modate limited on-devicememory, and low latency to main-
tain user engagement. This has led to a burgeoning field of
research that focuses on reducing the model size and infer-
ence time of CNNs with minimal accuracy losses.
Approaches in this field roughly fall into two cate-
gories. The first category, exemplified by MobileNet [10],
SqueezeNet [16], ShuffleNet [32], and DenseNet [11], de-
signs novel network architectures that exploit computation
/ memory efficient operations. The second category quan-
tizes the weights and / or activations of a CNN from 32
bit floating point into lower bit-depth representations. This
methodology, embraced by approaches such as Ternary
weight networks (TWN [22]), Binary Neural Networks
(BNN [14]), XNOR-net [27], and more [8, 21, 26, 33, 34,
35], is the focus of our investigation. Despite their abun-
dance, current quantization approaches are lacking in two
respects when it comes to trading off latency with accuracy.
First, prior approaches have not been evaluated on a
reasonable baseline architecture. The most common base-
line architectures, AlexNet [20], VGG [28] and GoogleNet
[29], are all over-parameterized by design in order to extract
marginal accuracy improvements. Therefore, it is easy to
obtain sizable compression of these architectures, reducing
quantization experiments on these architectures to proof-
of-concepts at best. Instead, a more meaningful challenge
would be to quantize model architectures that are already ef-
ficient at trading off latency with accuracy, e.g. MobileNets.
Second, many quantization approaches do not deliver
verifiable efficiency improvements on real hardware. Ap-
proaches that quantize only the weights ([2, 4, 8, 33]) are
primarily concerned with on-device storage and less with
computational efficiency. Notable exceptions are binary,
ternary and bit-shift networks [14, 22, 27]. These latter
approaches employ weights that are either 0 or powers of
2, which allow multiplication to be implemented by bit
shifts. However, while bit-shifts can be efficient in cus-
tom hardware, they provide little benefit on existing hard-
ware with multiply-add instructions that, when properly
used (i.e. pipelined), are not more expensive than addi-
tions alone. Moreover, multiplications are only expensive
if the operands are wide, and the need to avoid multiplica-
tions diminishes with bit depth once both weights and acti-
vations are quantized. Notably, these approaches rarely pro-
vide on-device measurements to verify the promised timing
improvements. More runtime-friendly approaches quantize
both the weights and the activations into 1 bit representa-
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Figure 1.1: Integer-arithmetic-only quantization. a) Integer-arithmetic-only inference of a convolution layer. The input and output
are represented as 8-bit integers according to equation 1. The convolution involves 8-bit integer operands and a 32-bit integer accumulator.
The bias addition involves only 32-bit integers (section 2.4). The ReLU6 nonlinearity only involves 8-bit integer arithmetic. b) Training
with simulated quantization of the convolution layer. All variables and computations are carried out using 32-bit floating-point arithmetic.
Weight quantization (“wt quant”) and activation quantization (“act quant”) nodes are injected into the computation graph to simulate the
effects of quantization of the variables (section 3). The resultant graph approximates the integer-arithmetic-only computation graph in panel
a), while being trainable using conventional optimization algorithms for floating point models. c) Our quantization scheme benefits from
the fast integer-arithmetic circuits in common CPUs to deliver an improved latency-vs-accuracy tradeoff (section 4). The figure compares
integer quantized MobileNets [10] against floating point baselines on ImageNet [3] using Qualcomm Snapdragon 835 LITTLE cores.
tions [14, 27, 34]. With these approaches, both multiplica-
tions and additions can be implemented by efficient bit-shift
and bit-count operations, which are showcased in custom
GPU kernels (BNN [14]). However, 1 bit quantization of-
ten leads to substantial performance degradation, and may
be overly stringent on model representation.
In this paper we address the above issues by improving
the latency-vs-accuracy tradeoffs of MobileNets on com-
mon mobile hardware. Our specific contributions are:
• We provide a quantization scheme (section 2.1) that
quantizesh both weights and activations as 8-bit integers,
and just a few parameters (bias vectors) as 32-bit integers.
• We provide a quantized inference framework that is ef-
ficiently implementable on integer-arithmetic-only hard-
ware such as the Qualcomm Hexagon (sections 2.2, 2.3),
and we describe an efficient, accurate implementation on
ARM NEON (Appendix B).
• We provide a quantized training framework (section 3)
co-designedwith our quantized inference to minimize the
loss of accuracy from quantization on real models.
• We apply our frameworks to efficient classification and
detection systems based on MobileNets and provide
benchmark results on popular ARM CPUs (section 4)
that show significant improvements in the latency-vs-
accuracy tradeoffs for state-of-the-art MobileNet archi-
tectures, demonstrated in ImageNet classification [3],
COCO object detection [23], and other tasks.
Our work draws inspiration from [7], which leverages
low-precision fixed-point arithmetic to accelerate the train-
ing speed of CNNs, and from [31], which uses 8-bit fixed-
point arithmetic to speed up inference on x86 CPUs. Our
quantization scheme focuses instead on improving the in-
ference speed vs accuracy tradeoff on mobile CPUs.
2. Quantized Inference
2.1. Quantization scheme
In this section, we describe our general quantization
scheme12, that is, the correspondence between the bit-
representation of values (denoted q below, for “quantized
value”) and their interpretation as mathematical real num-
bers (denoted r below, for “real value”). Our quantization
scheme is implemented using integer-only arithmetic dur-
ing inference and floating-point arithmetic during training,
with both implementations maintaining a high degree of
correspondence with each other. We achieve this by first
providing a mathematically rigorous definition of our quan-
tization scheme, and separately adopting this scheme for
both integer-arithmetic inference and floating-point train-
ing.
1The quantization scheme described here is the one adopted in Tensor-
Flow Lite [5] and we will refer to specific parts of its code to illustrate
aspects discussed below.
2We had earlier described this quantization scheme in the documen-
tation of gemmlowp [18]. That page may still be useful as an alternate
treatment of some of the topics developed in this section, and for its self-
contained example code.
A basic requirement of our quantization scheme is that it
permits efficient implementation of all arithmetic using only
integer arithmetic operations on the quantized values (we
eschew implementations requiring lookup tables because
these tend to perform poorly compared to pure arithmetic
on SIMD hardware). This is equivalent to requiring that the
quantization scheme be an affine mapping of integers q to
real numbers r, i.e. of the form
r = S(q − Z) (1)
for some constants S and Z . Equation (1) is our quantiza-
tion scheme and the constants S and Z are our quantization
parameters. Our quantization scheme uses a single set of
quantization parameters for all values within each activa-
tions array and within each weights array; separate arrays
use separate quantization parameters.
For 8-bit quantization, q is quantized as an 8-bit integer
(for B-bit quantization, q is quantized as an B-bit integer).
Some arrays, typically bias vectors, are quantized as 32-bit
integers, see section 2.4.
The constant S (for “scale”) is an arbitrary positive real
number. It is typically represented in software as a floating-
point quantity, like the real values r. Section 2.2 describes
methods for avoiding the representation of such floating-
point quantities in the inference workload.
The constant Z (for “zero-point”) is of the same type
as quantized values q, and is in fact the quantized value q
corresponding to the real value 0. This allows us to auto-
matically meet the requirement that the real value r = 0 be
exactly representable by a quantized value. The motivation
for this requirement is that efficient implementation of neu-
ral network operators often requires zero-padding of arrays
around boundaries.
Our discussion so far is summarized in the following
quantized buffer data structure3, with one instance of such a
buffer existing for each activations array and weights array
in a neural network. We use C++ syntax because it allows
the unambiguous conveyance of types.
template<typename QType> // e.g. QType=uint8
struct QuantizedBuffer {
vector<QType> q; // the quantized values
float S; // the scale
QType Z; // the zero-point
};
2.2. Integer-arithmetic-only matrix multiplication
We now turn to the question of how to perform inference
using only integer arithmetic, i.e. how to use Equation (1)
to translate real-numbers computation into quantized-values
3The actual data structures in the TensorFlow Lite [5] Converter are
QuantizationParams and Array in this header file. As we discuss
in the next subsection, this data structure, which still contains a floating-
point quantity, does not appear in the actual quantized on-device inference
code.
computation, and how the latter can be designed to involve
only integer arithmetic even though the scale values S are
not integers.
Consider the multiplication of two square N × N ma-
trices of real numbers, r1 and r2, with their product repre-
sented by r3 = r1r2. We denote the entries of each of these
matrices rα (α = 1, 2 or 3) as r
(i,j)
α for 1 6 i, j 6 N ,
and the quantization parameters with which they are quan-
tized as (Sα, Zα). We denote the quantized entries by q
(i,j)
α .
Equation (1) then becomes:
r(i,j)α = Sα(q
(i,j)
α − Zα). (2)
From the definition of matrix multiplication, we have
S3(q
(i,k)
3 −Z3) =
N∑
j=1
S1(q
(i,j)
1 −Z1)S2(q
(j,k)
2 −Z2), (3)
which can be rewritten as
q
(i,k)
3 = Z3 +M
N∑
j=1
(q
(i,j)
1 − Z1)(q
(j,k)
2 − Z2), (4)
where the multiplierM is defined as
M :=
S1S2
S3
. (5)
In Equation (4), the only non-integer is the multiplier M .
As a constant depending only on the quantization scales
S1, S2, S3, it can be computed offline. We empirically find
it to always be in the interval (0, 1), and can therefore ex-
press it in the normalized form
M = 2−nM0 (6)
whereM0 is in the interval [0.5, 1) and n is a non-negative
integer. The normalized multiplierM0 now lends itself well
to being expressed as a fixed-point multiplier (e.g. int16 or
int32 depending on hardware capability). For example, if
int32 is used, the integer representingM0 is the int32 value
nearest to 231M0. Since M0 > 0.5, this value is always at
least 230 and will therefore always have at least 30 bits of
relative accuracy. Multiplication byM0 can thus be imple-
mented as a fixed-point multiplication4. Meanwhile, multi-
plication by 2−n can be implemented with an efficient bit-
shift, albeit one that needs to have correct round-to-nearest
behavior, an issue that we return to in Appendix B.
2.3. Efficient handling of zero-points
In order to efficiently implement the evaluation of Equa-
tion (4) without having to perform 2N3 subtractions and
4The computation discussed in this section is implemented in Tensor-
Flow Lite [5] reference code for a fully-connected layer.
without having to expand the operands of the multiplication
into 16-bit integers, we first notice that by distributing the
multiplication in Equation (4), we can rewrite it as
q
(i,k)
3 = Z3 +M

NZ1Z2 − Z1a(k)2
−Z2a¯
(i)
1 +
N∑
j=1
q
(i,j)
1 q
(j,k)
2


(7)
where
a
(k)
2 :=
N∑
j=1
q
(j,k)
2 , a¯
(i)
1 :=
N∑
j=1
q
(i,j)
1 . (8)
Each a
(k)
2 or a¯
(i)
1 takes onlyN additions to compute, so they
collectively take only 2N2 additions. The rest of the cost of
the evaluation of (7) is almost entirely concentrated in the
core integer matrix multiplication accumulation
N∑
j=1
q
(i,j)
1 q
(j,k)
2 (9)
which takes 2N3 arithmetic operations; indeed, everything
else involved in (7) isO(N2)with a small constant in theO.
Thus, the expansion into the form (7) and the factored-out
computation of a
(k)
2 and a¯
(i)
1 enable low-overhead handling
of arbitrary zero-points for anything but the smallest values
of N , reducing the problem to the same core integer matrix
multiplication accumulation (9) as we would have to com-
pute in any other zero-points-free quantization scheme.
2.4. Implementation of a typical fused layer
We continue the discussion of section 2.3, but now ex-
plicitly define the data types of all quantities involved, and
modify the quantized matrix multiplication (7) to merge
the bias-addition and activation function evaluation directly
into it. This fusing of whole layers into a single operation
is not only an optimization. As we must reproduce in in-
ference code the same arithmetic that is used in training,
the granularity of fused operators in inference code (taking
an 8-bit quantized input and producing an 8-bit quantized
output) must match the placement of “fake quantization”
operators in the training graph (section 3).
For our implementation on ARM and x86 CPU ar-
chitectures, we use the gemmlowp library [18], whose
GemmWithOutputPipeline entry point provides sup-
ports the fused operations that we now describe5.
5The discussion in this section is implemented in TensorFlow Lite [5]
for e.g. a Convolutional operator (reference code is self-contained, opti-
mized code calls into gemmlowp [18]).
We take the q1 matrix to be the weights, and the q2 matrix
to be the activations. Both the weights and activations are
of type uint8 (we could have equivalently chosen int8, with
suitably modified zero-points). Accumulating products of
uint8 values requires a 32-bit accumulator, and we choose a
signed type for the accumulator for a reason that will soon
become clear. The sum in (9) is thus of the form:
int32 += uint8 * uint8. (10)
In order to have the quantized bias-addition be the addition
of an int32 bias into this int32 accumulator, the bias-vector
is quantized such that: it uses int32 as its quantized data
type; it uses 0 as its quantization zero-point Zbias; and its
quantization scale Sbias is the same as that of the accumu-
lators, which is the product of the scales of the weights and
of the input activations. In the notation of section 2.3,
Sbias = S1S2, Zbias = 0. (11)
Although the bias-vectors are quantized as 32-bit values,
they account for only a tiny fraction of the parameters in a
neural network. Furthermore, the use of higher precision
for bias vectors meets a real need: as each bias-vector entry
is added to many output activations, any quantization error
in the bias-vector tends to act as an overall bias (i.e. an error
term with nonzero mean), which must be avoided in order
to preserve good end-to-end neural network accuracy6.
With the final value of the int32 accumulator, there re-
main three things left to do: scale down to the final scale
used by the 8-bit output activations, cast down to uint8 and
apply the activation function to yield the final 8-bit output
activation.
The down-scaling corresponds to multiplication by the
multiplierM in equation (7). As explained in section 2.2, it
is implemented as a fixed-point multiplication by a normal-
ized multiplierM0 and a rounding bit-shift. Afterwards, we
perform a saturating cast to uint8, saturating to the range
[0, 255].
We focus on activation functions that are mere clamps,
e.g. ReLU, ReLU6. Mathematical functions are discussed
in appendix A.1 and we do not currently fuse them into such
layers. Thus, the only thing that our fused activation func-
tions need to do is to further clamp the uint8 value to some
sub-interval of [0, 255] before storing the final uint8 output
activation. In practice, the quantized training process (sec-
tion 3) tends to learn to make use of the whole output uint8
[0, 255] interval so that the activation function no longer
does anything, its effect being subsumed in the clamping
to [0, 255] implied in the saturating cast to uint8.
6The quantization of bias-vectors discussed here is implemented here
in the TensorFlow Lite [5] Converter.
3. Training with simulated quantization
A common approach to training quantized networks is
to train in floating point and then quantize the resulting
weights (sometimes with additional post-quantization train-
ing for fine-tuning). We found that this approach works
sufficiently well for large models with considerable repre-
sentational capacity, but leads to significant accuracy drops
for small models. Common failure modes for simple post-
training quantization include: 1) large differences (more
than 100×) in ranges of weights for different output chan-
nels (section 2 mandates that all channels of the same layer
be quantized to the same resolution, which causes weights
in channels with smaller ranges to havemuch higher relative
error) and 2) outlier weight values that make all remaining
weights less precise after quantization.
We propose an approach that simulates quantization ef-
fects in the forward pass of training. Backpropagation still
happens as usual, and all weights and biases are stored in
floating point so that they can be easily nudged by small
amounts. The forward propagation pass however simu-
lates quantized inference as it will happen in the inference
engine, by implementing in floating-point arithmetic the
rounding behavior of the quantization scheme that we in-
troduced in section 2:
• Weights are quantized before they are convolved with
the input. If batch normalization (see [17]) is used for
the layer, the batch normalization parameters are “folded
into” the weights before quantization, see section 3.2.
• Activations are quantized at points where they would be
during inference, e.g. after the activation function is ap-
plied to a convolutional or fully connected layer’s output,
or after a bypass connection adds or concatenates the out-
puts of several layers together such as in ResNets.
For each layer, quantization is parameterized by the
number of quantization levels and clamping range, and is
performed by applying point-wise the quantization function
q defined as follows:
clamp(r; a, b) := min (max(x, a), b)
s(a, b, n) :=
b − a
n− 1
q(r; a, b, n) :=
⌊
clamp(r; a, b)− a
s(a, b, n)
⌉
s(a, b, n) + a,
(12)
where r is a real-valued number to be quantized, [a; b] is the
quantization range, n is the number of quantization levels,
and ⌊·⌉ denotes rounding to the nearest integer. n is fixed
for all layers in our experiments, e.g. n = 28 = 256 for 8
bit quantization.
3.1. Learning quantization ranges
Quantization ranges are treated differently for weight
quantization vs. activation quantization:
• For weights, the basic idea is simply to set a := minw,
b := maxw. We apply a minor tweak to this so that
the weights, once quantized as int8 values, only range
in [−127, 127] and never take the value−128, as this en-
ables a substantial optimization opportunity (for more de-
tails, see Appendix B).
• For activations, ranges depend on the inputs to the net-
work. To estimate the ranges, we collect [a; b] ranges
seen on activations during training and then aggregate
them via exponential moving averages (EMA) with the
smoothing parameter being close to 1 so that observed
ranges are smoothed across thousands of training steps.
Given significant delay in the EMA updating activation
ranges when the ranges shift rapidly, we found it useful
to completely disable activation quantization at the start
of training (say, for 50 thousand to 2 million steps). This
allows the network to enter a more stable state where ac-
tivation quantization ranges do not exclude a significant
fraction of values.
In both cases, the boundaries [a; b] are nudged so that
value 0.0 is exactly representable as an integer z(a, b, n)
after quantization. As a result, the learned quantization pa-
rameters map to the scale S and zero-pointZ in equation 1:
S = s(a, b, n), Z = z(a, b, n) (13)
Below we depict simulated quantization assuming that
the computations of a neural network are captured as a Ten-
sorFlow graph [1]. A typical workflow is described in Al-
gorithm 1. Optimization of the inference graph by fusing
Algorithm 1 Quantized graph training and inference
1: Create a training graph of the floating-point model.
2: Insert fake quantization TensorFlow operations in lo-
cations where tensors will be downcasted to fewer bits
during inference according to equation 12.
3: Train in simulated quantized mode until convergence.
4: Create and optimize the inference graph for running in
a low bit inference engine.
5: Run inference using the quantized inference graph.
and removing operations is outside the scope of this pa-
per. Source code for graph modifications (inserting fake
quantization operations, creating and optimizing the infer-
ence graph) and a low bit inference engine has been open-
sourced with TensorFlow contributions in [19].
Figure 1.1a and b illustrate TensorFlow graphs before
and after quantization for a simple convolutional layer. Il-
lustrations of the more complex convolution with a bypass
connection in figure C.3 can be found in figure C.4.
Note that the biases are not quantized because they are
represented as 32-bit integers in the inference process, with
a much higher range and precision compared to the 8 bit
weights and activations. Furthermore, quantization param-
eters used for biases are inferred from the quantization pa-
rameters of the weights and activations. See section 2.4.
Typical TensorFlow code illustrating use of [19] follows:
from tf.contrib.quantize \
import quantize_graph as qg
g = tf.Graph()
with g.as_default():
output = ...
total_loss = ...
optimizer = ...
train_tensor = ...
if is_training:
quantized_graph = \
qg.create_training_graph(g)
else:
quantized_graph = \
qg.create_eval_graph(g)
# Train or evaluate quantized_graph.
3.2. Batch normalization folding
For models that use batch normalization (see [17]), there
is additional complexity: the training graph contains batch
normalization as a separate block of operations, whereas
the inference graph has batch normalization parameters
“folded” into the convolutional or fully connected layer’s
weights and biases, for efficiency. To accurately simulate
quantization effects, we need to simulate this folding, and
quantize weights after they have been scaled by the batch
normalization parameters. We do so with the following:
wfold :=
γw√
EMA(σ2B) + ε
. (14)
Here γ is the batch normalization’s scale parameter,
EMA(σ2B) is the moving average estimate of the variance
of convolution results across the batch, and ε is just a small
constant for numerical stability.
After folding, the batch-normalized convolutional layer
reduces to the simple convolutional layer depicted in fig-
ure 1.1a with the folded weights wfold and the correspond-
ing folded biases. Therefore the same recipe in figure 1.1b
applies. See the appendix for the training graph (figure C.5)
for a batch-normalized convolutional layer, the correspond-
ing inference graph (figure C.6), the training graph after
batch-norm folding (figure C.7) and the training graph af-
ter both folding and quantization (figure C.8).
ResNet depth 50 100 150
Floating-point accuracy 76.4% 78.0% 78.8%
Integer-quantized accuracy 74.9% 76.6% 76.7%
Table 4.1: ResNet on ImageNet: Floating-point vs quan-
tized network accuracy for various network depths.
Scheme BWN TWN INQ FGQ Ours
Weight bits 1 2 5 2 8
Activation bits float32 float32 float32 8 8
Accuracy 68.7% 72.5% 74.8% 70.8% 74.9%
Table 4.2: ResNet on ImageNet: Accuracy under var-
ious quantization schemes, including binary weight net-
works (BWN [21, 15]), ternary weight networks (TWN
[21, 22]), incremental network quantization (INQ [33]) and
fine-grained quantization (FGQ [26])
4. Experiments
We conducted two set of experiments, one showcas-
ing the effectiveness of quantized training (Section. 4.1),
and the other illustrating the improved latency-vs-accuracy
tradeoff of quantized models on common hardware (Sec-
tion. 4.2). The most performance-critical part of the infer-
ence workload on the neural networks being benchmarked
is matrix multiplication (GEMM). The 8-bit and 32-bit
floating-point GEMM inference code uses the gemmlowp
library [18] for 8-bit quantized inference, and the Eigen li-
brary [6] for 32-bit floating-point inference.
4.1. Quantized training of Large Networks
We apply quantized training to ResNets [9] and Incep-
tionV3 [30] on the ImageNet dataset. These popular net-
works are too computationally intensive to be deployed on
mobile devices, but are included for comparison purposes.
Training protocols are discussed in Appendix D.1 and D.2.
4.1.1 ResNets
We compare floating-point vs integer-quantized ResNets
for various depths in table 4.1. Accuracies of integer-only
quantized networks are within 2% of their floating-point
counterparts.
We also list ResNet50 accuracies under different quan-
tization schemes in table 4.2. As expected, integer-only
quantization outperforms FGQ [26], which uses 2 bits for
weight quantization. INQ [33] (5-bit weight floating-point
activation) achieves a similar accuracy as ours, but we pro-
vide additional run-time improvements (see section 4.2).
Act. type accuracy recall 5
mean std. dev. mean std.dev.
ReLU6 floats 78.4% 0.1% 94.1% 0.1%
8 bits 75.4% 0.1% 92.5% 0.1%
7 bits 75.0% 0.3% 92.4% 0.2%
ReLU floats 78.3% 0.1% 94.2% 0.1%
8 bits 74.2% 0.2% 92.2% 0.1%
7 bits 73.7% 0.3% 92.0% 0.1%
Table 4.3: Inception v3 on ImageNet: Accuracy and recall
5 comparison of floating point and quantized models.
4.1.2 Inception v3 on ImageNet
We compare the Inception v3 model quantized into 8 and 7
bits, respectively. 7-bit quantization is obtained by setting
the number of quantization levels in equation 12 to n = 27.
We additionally probe the sensitivity of activation quanti-
zation by comparing networks with two activation nonlin-
earities, ReLU6 and ReLU. The training protocol is in Ap-
pendix D.2.
Table 4.3 shows that 7-bit quantized training produces
model accuracies close to that of 8-bit quantized train-
ing, and quantized models with ReLU6 have less accuracy
degradation. The latter can be explained by noticing that
ReLU6 introduces the interval [0, 6] as a natural range for
activations, while ReLU allows activations to take values
from a possibly larger interval, with different ranges in dif-
ferent channels. Values in a fixed range are easier to quan-
tize with high precision.
4.2. Quantization of MobileNets
MobileNets are a family of architectures that achieve a
state-of-the-art tradeoff between on-device latency and Im-
ageNet classification accuracy. In this section we demon-
strate how integer-only quantization can further improve the
tradeoff on common hardware.
4.2.1 ImageNet
We benchmarked the MobileNet architecture with vary-
ing depth-multipliers (DM) and resolutions on ImageNet
on three types of Qualcomm cores, which represent three
different micro-architectures: 1) Snapdragon 835 LITTLE
core, (figure. 1.1c), a power-efficient processor found in
Google Pixel 2; 2) Snapdragon 835 big core (figure. 4.1), a
high-performance core employed by Google Pixel 2; and 3)
Snapdragon 821 big core (figure. 4.2), a high-performance
core used in Google Pixel 1.
Integer-only quantized MobileNets achieve higher accu-
racies than floating-point MobileNets given the same run-
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Figure 4.1: ImageNet classifier on Qualcomm Snapdragon
835 big cores: Latency-vs-accuracy tradeoff of floating-
point and integer-only MobileNets.
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Figure 4.2: ImageNet classifier on Qualcomm Snapdragon
821: Latency-vs-accuracy tradeoff of floating-point and
integer-only MobileNets.
time budget. The accuracy gap is quite substantial (∼ 10%)
for Snapdragon 835 LITTLE cores at the 33ms latency
needed for real-time (30 fps) operation. While most of the
quantization literature focuses on minimizing accuracy loss
for a given architecture, we advocate for a more compre-
hensive latency-vs-accuracy tradeoff as a better measure.
Note that this tradeoff depends critically on the relative
speed of floating-point vs integer-only arithmetic in hard-
ware. Floating-point computation is better optimized in the
Snapdragon 821, for example, resulting in a less noticeable
reduction in latency for quantized models.
4.2.2 COCO
We evaluated quantization in the context of mobile real time
object detection, comparing the performance of quantized
8-bit and float models of MobileNet SSD [10, 25] on the
COCO dataset [24]. We replaced all the regular convolu-
tions in the SSD prediction layers with separable convolu-
DM Type mAP LITTLE (ms) big (ms)
100% floats 22.1 778 370
8 bits 21.7 687 272
50% floats 16.7 270 121
8 bits 16.6 146 61
Table 4.4: Object detection speed and accuracy on COCO
dataset of floating point and integer-only quantized models.
Latency (ms) is measured on Qualcomm Snapdragon 835
big and LITTLE cores.
tions (depthwise followed by 1× 1 projection). This modi-
fication is consistent with the overall design of MobileNets
and makes them more computationally efficient. We uti-
lized the Open Source TensorFlow Object Detection API
[12] to train and evaluate our models. The training protocol
is described in Appendix D.3. We also delayed quantiza-
tion for 500 thousand steps (see section 3.1), finding that it
significantly decreases the time to convergence.
Table 4.4 shows the latency-vs-accuracy tradeoff be-
tween floating-point and integer-quantizedmodels. Latency
was measured on a single thread using Snapdragon 835
cores (big and LITTLE). Quantized training and inference
results in up to a 50% reduction in running time, with a
minimal loss in accuracy (−1.8% relative).
4.2.3 Face detection
To better examine quantized MobileNet SSD on a smaller
scale, we benchmarked face detection on the face attribute
classification dataset (a Flickr-based dataset used in [10]).
We contacted the authors of [10] to evaluate our quantized
MobileNets on detection and face attributes following the
same protocols (detailed in Appendix D.4).
As indicated by tables 4.5 and 4.6, quantization provides
close to a 2× latency reduction with a Qualcomm Snap-
dragon 835 big or LITTLE core at the cost of a ∼ 2% drop
in the average precision. Notably, quantization allows the
25% face detector to run in real-time (1K/28 ≈ 36 fps) on
a single big core, whereas the floating-point model remains
slower than real-time (1K/44 ≈ 23 fps).
We additionally examine the effect of multi-threading on
the latency of quantized models. Table 4.6 shows a 1.5 to
2.2×) speedup when using 4 cores. The speedup ratios are
comparable between the two cores, and are higher for larger
models where the overhead of multi-threading occupies a
smaller fraction of the total computation.
4.2.4 Face attributes
Figure 4.3 shows the latency-vs-accuracy tradeoff of face
attribute classification on the Qualcomm Snapdragon 821.
DM type Precision Recall
100% floats 68% 76%
8 bits 66% 75%
50% floats 65% 70%
8 bits 62% 70%
25% floats 56% 64%
8 bits 54% 63%
Table 4.5: Face detection accuracy of floating point and
integer-only quantized models. The reported precision
/ recall is averaged over different precision / recall val-
ues where an IOU of x between the groundtruth and pre-
dicted windows is considered a correct detection, for x in
{0.5, 0.55, . . . , 0.95}.
DM type LITTLE Cores big Cores
1 2 4 1 2 4
100% floats 711 – – 337 – –
8 bits 372 238 167 154 100 69
50% floats 233 – – 106 – –
8 bits 134 96 74 56 40 30
25% floats 100 – – 44 – –
8 bits 67 52 43 28 22 18
Table 4.6: Face detection: latency of floating point and
quantized models on Qualcomm Snapdragon 835 cores.
Since quantized training results in little accuracy degrada-
tion, we see an improved tradeoff even though the Qual-
comm Snapdragon 821 is highly optimized for floating
point arithmetic (see Figure 4.2 for comparison).
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Figure 4.3: Face attribute classifier on Qualcomm Snap-
dragon 821: Latency-vs-accuracy tradeoff of floating-point
and integer-only MobileNets.
Ablation study To understand performance sensitivity
to the quantization scheme, we further evaluate quantized
wt.
act.
8 7 6 5 4
8 -0.9% -0.3% -0.4% -1.3% -3.5%
7 -1.3% -0.5% -1.2% -1.0% -2.6%
6 -1.1% -1.2% -1.6% -1.6% -3.1%
5 -3.1% -3.7% -3.4% -3.4% -4.8%
4 -11.4% -13.6% -10.8% -13.1% -14.0%
Table 4.7: Face attributes: relative average category preci-
sion of integer-quantized MobileNets (varying weight and
activation bit depths) compared with floating point.
wt.
act.
8 7 6 5 4
8 -1.3% -1.6% -3.2% -6.0% -9.8%
7 -1.8% -1.2% -4.6% -7.0% -9.9%
6 -2.1% -4.9% -2.6% -7.3% -9.6%
5 -3.1% -6.1% -7.8% -4.4% -10.0%
4 -10.6% -20.8% -17.9% -19.0% -19.5%
Table 4.8: Face attributes: Age precision at difference of
5 years for quantized model (varying weight and activation
bit depths) compared with floating point.
training with varying weight and activation quantization bit
depths. The degradation in average precision for binary at-
tributes and age precision relative to the floating-point base-
line are shown in Tables 4.7 and 4.8, respectively. The ta-
bles suggest that 1) weights are more sensitive to reduced
quantization bit depth than activations, 2) 8 and 7-bit quan-
tized models perform similarly to floating point models, and
3) when the total bit-depths are equal, it is better to keep
weight and activation bit depths the same.
5. Discussion
We propose a quantization scheme that relies only on
integer arithmetic to approximate the floating-point com-
putations in a neural network. Training that simulates the
effect of quantization helps to restore model accuracy to
near-identical levels as the original. In addition to the 4×
reduction of model size, inference efficiency is improved
via ARM NEON-based implementations. The improve-
ment advances the state-of-the-art tradeoff between latency
on common ARM CPUs and the accuracy of popular com-
puter vision models. The synergy between our quantiza-
tion scheme and efficient architecture design suggests that
integer-arithmetic-only inference could be a key enabler
that propels visual recognition technologies into the real-
time and low-end phone market.
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A. Appendix: Layer-specific details
A.1. Mathematical functions
Math functions such as hyperbolic tangent, the logistic
function, and softmax often appear in neural networks. No
lookup tables are needed since these functions are imple-
mented in pure fixed-point arithmetic similarly to how they
would be implemented in floating-point arithmetic7.
A.2. Addition
Some neural networks use a plain Addition layer type,
that simply adds two activation arrays together. Such Addi-
tion layers are more expensive in quantized inference com-
pared to floating-point because rescaling is needed: one in-
put needs to be rescaled onto the other’s scale using a fixed-
point multiplication by the multiplier M = S1/S2 similar
to what we have seen earlier (end of section 2.2), before
the actual addition can be performed as a simple integer ad-
dition; finally, the result must be rescaled again to fit the
output array’s scale8.
A.3. Concatenation
Fully general support for concatenation layers poses the
same rescaling problem as Addition layers. Because such
rescaling of uint8 values would be a lossy operation, and
as it seems that concatenation ought to be a lossless opera-
tion, we prefer to handle this problem differently: instead of
implementing lossy rescaling, we introduce a requirement
that all the input activations and the output activations in a
Concatenation layer have the same quantization parameters.
This removes the need for rescaling and concatenations are
thus lossless and free of any arithmetic9.
B. Appendix: ARM NEON details
This section assumes familiarity with assembly pro-
gramming on the ARM NEON instruction set. The instruc-
tion mnemonics below refer to the 64-bit ARM instruction
set, but the discussion applies equally to 32-bit ARM in-
structions.
The fixed-point multiplications referenced throughout
this article map exactly to the SQRDMULH instruction. It
is very important to use the correctly-rounding instruction
SQRDMULH and not SQDMULH10.
The rounding-to-nearest right-shifts referenced in sec-
tion 2.2 do not map exactly to any ARM NEON instruction.
7Pure-arithmetic, SIMD-ready, branch-free, fixed-point implementa-
tions of at least tanh and the logistic functions are given in gemmlowp
[18]’s fixedpoint directory, with specializations for NEON and SSE in-
struction sets. One can see in TensorFlow Lite [5] how these are called.
8See the TensorFlow Lite [5] implementation.
9This is implemented in this part of the TensorFlow Lite [5] Converter
10The fixed-point math function implementations in gemmlowp [18] use
such fixed-point multiplications, and ordinary (non-saturating) integer ad-
ditions. We have no use for general saturated arithmetic.
The problem is that the “rounding right shift” instruction,
RSHL with variable negative offset, breaks ties by rounding
upward, instead of rounding them away from zero. For ex-
ample, if we use RSHL to implement the division −12/23,
the result will be −1 whereas it should be −2 with “round
to nearest”. This is problematic as it results in an overall
upward bias, which has been observed to cause significant
loss of end-to-end accuracy in neural network inference. A
correct round-to-nearest right-shift can still be implemented
using RSHL but with suitable fix-up arithmetic around it11.
For efficient NEON implementation of the matrix mul-
tiplication’s core accumulation, we use the following trick.
In the multiply-add operation in (10), we first change the
operands’ type from uint8 to int8 (which can be done by
subtracting 128 from the quantized values and zero-points).
Thus the core multiply-add becomes
int32 += int8 * int8. (B.1)
As mentioned in section 3, with a minor tweak of the quan-
tized training process, we can ensure that the weights, once
quantized as int8 values, never take the value−128. Hence,
the product in (B.1) is never −128 ∗ −128, and is there-
fore always less than 214 in absolute value. Hence, (B.1)
can accumulate two products on a local int16 accumulator
before that needs to be accumulated into the true int32 ac-
cumulator. This allows the use of an 8-way SIMD multi-
plication (SMULL on int8 operands), followed by an 8-way
SIMD multiply-add (SMLAL on int8 operands), followed
by a pairwise-add-and-accumulate into the int32 accumula-
tors (SADALP)12.
C. Appendix: Graph diagrams
D. Experimental protocols
D.1. ResNet protocol
Preprocessing. All images from ImageNet [3] are re-
sized preserving aspect ratio so that the smallest side of the
image is 256. Then the center 224 × 224 patch is cropped
and the means are subtracted for each of the RGB channels.
Optimization. We use the momentum optimizer from
TensorFlow [1] with momentum 0.9 and a batch size of 32.
The learning rate starts from 10−5 and decays in a staircase
fashion by 0.1 for every 30 epochs. Activation quantization
is delayed for 500, 000 steps for reasons discussed in section
3. Training uses 50 workers asynchronously, and stops after
validation accuracy plateaus, normally after 100 epochs.
11It is implemented here in gemmlowp [18].
12This technique is implemented in the optimized NEON kernel in
gemmlowp [18], which is in particular what TensorFlow Lite uses (see
the choice of L8R8WithLhsNonzeroBitDepthParams at this line).
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D.2. Inception protocol
All results in table 4.3 were obtained after training for
approximately 10million steps, with batches of 32 samples,
using 50 distributed workers, asynchronously. Training data
were ImageNet 2012 299× 299 images with labels. Image
augmentation consisted of: random crops, random horizon-
tal flips, and random color distortion. The optimizer used
was RMSProp with learning rate starting at 0.045 and de-
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Figure C.3: Layer with a bypass connection: original
caying exponentially and stepwise with factor 0.94 after ev-
ery 2 epochs. Other RMSProp parameters were: 0.9 mo-
mentum, 0.9 decay, 1.0 epsilon term. Trained parameters
were EMA averaged with decay 0.9999.
D.3. COCO detection protocol
Preprocessing. During training, all images are ran-
domly cropped and resized to 320 × 320. During evalua-
tion, all images are directly resized to 320× 320. All input
values are normalized to [−1, 1].
Optimization. We used the RMSprop optimizer from
TensorFlow [1] with a batch size of 32. The learning rate
starts from 4 × 10−3 and decays in a staircase fashion by a
factor of 0.1 for every 100 epochs. Activation quantization
is delayed for 500, 000 steps for reasons discussed in section
3. Training uses 20 workers asynchronously, and stops after
validation accuracy plateaus, normally after approximately
6 million steps.
Metrics. Evaluation results are reported with the COCO
primary challenge metric: AP at IoU=.50:.05:.95. We fol-
low the same train/eval split in [13].
D.4. Face detection and face attribute classification
protocol
Preprocessing. Random 1:1 crops are taken from im-
ages in the Flickr-based dataset used in [10] and resized to
320×320 pixels for face detection and 128×128 pixels for
face attribute classification. The resulting crops are flipped
horizontally with a 50% probability. The values for each
of the RGB channels are renormalized to be in the range
[−1, 1].
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Figure C.4: Layer with a bypass connection: quantized
Face Detection Optimization. We used the RMSprop
optimizer from TensorFlow [1] with a batch size of 32. The
learning rate starts from 4 × 10−3 and decays in a stair-
case fashion by a factor of 0.1 for every 100 epochs. Ac-
tivation quantization is delayed for 500, 000 steps for rea-
sons discussed in section 3. Training uses 20 workers asyn-
chronously, and stops after validation accuracy plateaus,
normally after approximately 3 million steps.
Face Attribute Classification Optimization. We fol-
lowed the optimization protocol in [10]. We used the Ada-
grad optimizer from Tensorflow[1] with a batch size of 32
and a constant learning rate of 0.1. Training uses 12 work-
ers asynchronously, and stops at 20 million steps.
Latency Measurements. We created a binary that runs
the face detection and face attributes classification models
repeatedly on random inputs for 100 seconds. We pushed
this binary to Pixel and Pixel 2 phones using the adb
push command, and executed it on 1, 2, and 4 LITTLE
cores, and 1, 2, and 4 big cores using the adb shell
command with the appropriate taskset specified. We re-
ported the average runtime of the face detector model on
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inference graph
320× 320 inputs, and of the face attributes classifier model
on 128× 128 inputs.
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Figure C.7: Convolutional layer with batch normalization:
training graph, folded
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Figure C.8: Convolutional layer with batch normalization:
training graph, folded and quantized
